Tag: Procedural Assignments in Verilog